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Abstract
Expressing concurrency in applications has always
been a difficult and error-prone endeavor, yet effective
utilization of multi-core processors requires that the
concurrency in applications be understood. One ap-
proach to the expression of concurrency is streaming,
which has shown real promise as a safe and effective
method for many application classes. Here, we express
a classic problem, sorting, in the streaming paradigm
and explore the implications of various algorithm and
architectural design parameters on the performance of
the application.
1. Introduction
With the recent emergence of multi-core proces-
sors as the standard for general-purpose computing,
there has been a resurgence of interest in parallel pro-
cessing topics in general and the expression of par-
allel algorithms in particular. A relatively new ap-
proach to expressing parallel programs is the stream
programming paradigm. Expanding upon the tradi-
tional base composed of the shared-memory program-
ming paradigm and the message-passing programming
paradigm, stream computing has been introduced as
an alternative, more data-centric approach to author-
ing parallel applications.
In the stream programming paradigm, the applica-
tion is expressed as a set of kernel computations that
explicitly communicate via data streams. The ker-
nel computations are constrained to their own, private
This work was supported by NSF grants CCF-0427794 and CNS-
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memory space (i.e., the data streams are the only al-
lowed communication mechanism). A kernel ingests
data from an input stream, operates on that data, and
sends it out via an output stream. Stream comput-
ing can be viewed conceptually as a form of course-
grained dataflow.
There are a number of languages that support
stream computing, including StreamIt [29], Streams-
C [11], StreamC/KernelC [5], and Brook [3]. Lee [20]
has argued that coordination languages expressing
streams represent a better mechanism for reasoning
about concurrency than traditional thread-based ap-
proaches. The X language [8] is a stream-based co-
ordination language for hybrid systems (i.e., systems
with architecturally diverse computing components
such as processors, FPGAs, GPUs, etc.). Stream pro-
gramming has been applied to a variety of applica-
tions [6, 7, 16, 27].
In this paper, we describe the classic sorting prob-
lem in terms of a streaming computation. We examine
topological variations of the streaming expression of
our sorting application which vary the degree of both
pipelining and data parallelism present. In addition,
we examine the performance of the sorting application
when deployed on chip multiprocessors that communi-
cate via a common memory system. The performance
implications of various communication overhead costs
are explored as well.
Sorting is an important problem in many domains
and has received a vast amount of attention over the
years. Sorting algorithms abound [18, 21], parallel ap-
proaches to sorting have been reported [26, 28, 31],
graphics hardware has been applied to sorting [12,
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17, 25], and special-purpose hardware has been de-
signed [2, 23, 24].
While much of the energy in stream program-
ming has been focused on the deployment of stream
programs onto specialized stream architectures (e.g.,
StreamIt and the Raw machine [30], StreamC/KernelC
and the Imagine machine [1]), stream programs have
also been shown to effectively execute on traditional
x86 cores [14].
Zhang et al. [32] describe an intermediate layer be-
tween a streaming program and the target architecture.
They use the StreamIt language and target the Cell [15]
processor. Sorting is one of their benchmark applica-
tions, but they only exploit data parallelism in their sort
benchmark implementation, no pipelining is present.
2. The Auto-Pipe Streaming Application Devel-
opment Environment
Auto-Pipe is a performance-oriented development
environment for hybrid systems. It concentrates on ap-
plications that are represented as dataflow graphs and
is especially useful in dealing with streaming applica-
tions placed on pipelined architectures. In Auto-Pipe,
applications are expressed in the X language [8] as
acyclic dataflow graphs. In these graphs, individual
computational tasks called blocks are connected with
interconnections called edges indicating the type and
flow of data between blocks. An example application
is illustrated in Figure 1. Here, blocks A through E
have the indicated pipeline structure, enabling concur-
rent execution of blocks C and D.
A B
D
C
E
Figure 1. Sample application dataflow graph.
The actual implementations of the blocks are writ-
ten in various languages for any subset of the avail-
able platforms (e.g., C for general-purpose processors,
HDL for FPGAs, assembly for network processors and
DSPs). Auto-Pipe provides an extensible infrastruc-
ture for supporting a wide variety of computation and
interconnection devices, simulators, and native lan-
guages.
The Auto-Pipe environment includes an X language
compiler, called X-Com [8], the X-Sim federated sim-
ulation environment [10], and the X-Dep deployment
tool [4]. These components are the basis of the
archetypical Auto-Pipe design flow depicted in Fig-
ure 2.
Revise algorithm
Revise mapping
Application
Mapping
no
Correct
?
yes
X-Com X-Sim
deployGood
Perf?
no
Figure 2. Design flow under Auto-Pipe.
In the Auto-Pipe design flow, X-Com performs
compilation of the user-provided application code,
supplemented with library code to perform execu-
tion profiling, inter-block connections, and high-
performance inter-resource communications. X-Sim
provides both functional simulation to determine ap-
plication correctness and performance simulation to
profile individual components of the application. X-
Dep deploys the complete application to the hardware
resources described in the mapping.
Currently, X-Com, X-Sim, and X-Dep are opera-
tional and support a variety of computation platforms
including native execution on chip multiprocessors,
hardware deployment on FPGAs, and simulation of
HDL-composed hardware in ModelSim [22]. Pro-
cessor resources support communication over shared
memory or TCP/IP, FPGAs support communication
over PCI-X bus, and all resources support a file-based
simulation interconnect used by X-Sim.
3. Sorting Application
A common approach to sorting is to first sort groups
of records that are subsequently merged in a later step.
Figure 3 illustrates a sorting application expressed in
diagram form, and Figure 4 shows the relevant source
code in the X language. The split block routes
groups of records to the two sort blocks (deliver-
ing half of the records to each). After each group of
records is individually sorted, they are routed to the
merge block, which performs a merge sort. While
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the particular sorting algorithm used within the sort
blocks is not significant, in the experimental results
that are presented later we use comb sort [19], a rea-
sonably efficient O(n logn) in-place algorithm.
input
sort_1
sort_2
merge outputsplit
read_
records
sort_groups
split_groups
merge_
groups
write_
records
a
b
a
b
Figure 3. Sorting application dataflow graph.
block sorting_app {
read_records input;
sort_groups sort_1, sort_2;
split_groups split;
merge_groups merge;
write_groups output;
input -> split;
split.a -> sort_1 -> merge.a;
split.b -> sort_2 -> merge.b;
merge -> output;
};
Figure 4. Sorting application description in
the X language.
Turning our attention to the X source, once the
block labels have been declared, the topology of the
application is then described. In addition to the X
code, for an application to be complete one must also
implement each of the block types (read records,
sort groups, etc.) in a language supported by the
compute resources on which it is a candidate for de-
ployment.
The example above splits the records into two
groups for 2 distinct sort blocks. This can be gen-
eralized to four sort blocks (as illustrated in Fig-
ure 5) or eight sort blocks (as shown in Figure 6)
in a straightforward manner. For the 4-sort topol-
ogy one quarter of the records are processed by each
sort block, and for the 8-sort topology one eighth
of the records are processed by each sort block. In
what follows, we will focus our attention on the sub-
set of the application that performs the overall sorting
operation (i.e., the blocks of type split groups,
sort groups, and merge groups), ignoring the
I/O component (blocks of type read records or
write records).
sort_3
sort_4
merge_12split_22
split_1 merge_2
sort_1
sort_2
merge_11split_21
Figure 5. Sorting application dataflow graph
with 4 sort blocks.
sort_3
sort_4
merge_12split_32
split_21 merge_21
sort_1
sort_2
merge_11split_31
split_1 merge_3
sort_7
sort_8
merge_14split_34
split_22 merge_22
sort_5
sort_6
merge_13split_33
Figure 6. Sorting application dataflow graph
with 8 sort blocks.
The power of the above expression of the sorting
application is that the computation naturally supports
a streaming data model, where pipelining is utilized
to enable the sort blocks to work on one group of
records concurrently with the merge block(s) work-
ing on other groups of records. Here, pipeline-based
parallelism and data parallelism are both explicitly
represented.
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There are a number of benefits to authoring applica-
tions using this approach. First, it is possible to build
a library of blocks that can be (re-)used to enable ap-
plication development either entirely (or at least pri-
marily) in the coordination language without requiring
implementation of individual blocks. This is analo-
gous to the use of numerical libraries such as GSL [13]
for authoring scientific applications. Base solvers are
typically not recoded, but are called by application de-
velopers from the appropriate libraries.
Second, the data movement between blocks is not
something that needs to be coded by the application
developer. The X coordination language states that
the data stream coming from block A goes to block
B. Therefore, the run time infrastructure can automat-
ically deliver block A’s output to block B’s input. This
delivery is independent of whether block A and block
B are deployed on a common resource or distinct re-
sources, independent of whether block A and block B
have a common memory subsystem or must use other
data delivery mechanisms (e.g., a network), and inde-
pendent of whether block A and block B are even the
same type of computing component.
Third, with explicit knowledge of the algorithm de-
composition known to the system, it is straightforward
to express the mapping of blocks to compute resources
for deployment and execution (as illustrated in the next
section).
Fourth, the streaming data paradigm is a natural ap-
proach to reasoning about the correctness of an appli-
cation, diminishing the chances of programming errors
(either design or implementation errors) that are diffi-
cult to detect and debug. Contrast this with the com-
plexity of correcting a synchronization error due to a
missing lock in a shared-memory program.
4. Mapping to Chip Multiprocessors
In general, the Auto-Pipe system supports the map-
ping of application blocks to a diverse collection
of computational resources (e.g., processors, FPGAs,
etc.), and the mapping of application edges to inter-
connect resources. Here, we constrain the mapping
to cores within a chip multiprocessor and use shared
memory as the underlying interconnect resource.
The mapping process begins by declaring the com-
pute resources that are to be used:
resource proc[4] is C_x86;
The resource type C x86 indicates that the blocks
mapped to this resource type are expressed in C/C++
for an x86 processor core and there are 4 such cores
available in the system. At this point, blocks from the
application can be mapped to the available resources.
In this first illustration with two sort blocks (the 2-
sort, 4-processor case), the blocks are divided across
the available processors, one block per processor.
map proc[1] = {sorting_app.split};
map proc[2] = {sorting_app.sort_1};
map proc[3] = {sorting_app.sort_2};
map proc[4] = {sorting_app.merge};
In what follows, performance will be reported for 2-
, 4-, and 8-sort application topologies (i.e., the topolo-
gies shown in Figures 3, 5, and 6), executing on up to
8 processor cores. Table 1 shows the mappings used.
We make no assertion that these mapping are optimal,
only that they are reasonable in that they evenly divide
the sort blocks (the most computationally expensive
block) across the processors.
5. Performance Results
The experimental results are based upon a sorting
application that sorts 64-bit records (32 bits of key
and 32 bits of tag). The input block reads one mil-
lion records from a file and sends them to the first
split block. All data delivery is via 256 record mes-
sages. The primary performance figure of merit is the
latency to complete the sorting of these one million
records (measured from the time the first element is
provided to the first split block to the time the last
element is output from the last merge block). The
performance results are from the X-Sim performance
evaluation subsystem within Auto-Pipe. The use of
X-Sim enables the exploration of hardware configu-
rations that are not physically available (e.g., higher
processor counts) and the implications of varying un-
derlying system capabilities (e.g., communication de-
lay). X-Sim has been shown to be highly accurate in
validation experiments [9].
Starting with the 2-sort topology of Figure 3, Fig-
ure 7 shows an event timeline of the sorting applica-
tion mapped to 4 processors assuming no delay in any
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Table 1. Mappings of blocks to processors.
No. of No. of Processor Blocks
Sorts Processors
2 1 1 all blocks
2 2 1 1 split, 1 sort
2 1 sort, 1 merge
2 4 1 1 split
2,3 1 sort each
4 1 merge
4 1 1 all blocks
4 2 1 all splits, 2 sorts
2 2 sorts, all merges
4 4 1 all splits, 1 sort
2 1 sort
3 1 sort, 1 merge
4 1 sort, 2 merges
4 8 1 all splits
2,3,4,5 1 sort each
6,7,8 1 merge each
8 1 1 all blocks
8 2 1 all splits, 4 sorts
2 4 sorts, all merges
8 4 1 5 splits, 2 sorts
2 1 split, 2 sorts,
1 merge
3 1 split, 2 sorts,
3 merges
4 2 sorts, 3 merges
8 8 1 3 splits, 1 sort
2 2 splits, 1 sort
3,4 1 split, 1 sort
5,6 1 sort, 1 merge
7 1 sort, 2 merges
8 1 sort, 3 merges
of the communication links implementing the edges in
the application topology. Events are categorized into 3
classes: avl (for “available”), in (for “input”), and out
(for “output”). The avl events indicate the time when
a data value is available at the input port of a block.
The in events indicate the time when the data value is
consumed by the block, and the out events indicate the
time when a data value is produced at the output port of
a block. Communication is modeled via a fixed delay,
which is set to zero for this first graph (e.g., sort 1.avl
timestamps are equal to split.out timestamps).
In the figure, the execution time of the sort blocks
themselves are represented by the gap between the last
sort.in event and the first sort.out event. For this case,
merge.avl
merge.in
merge.out
sort1.avl
sort1.in
sort1.out
sort2.avl
sort2.in
sort2.out
split.avl
split.in
split.out
 0  0.1  0.2  0.3  0.4  0.5  0.6  0.7
Ev
en
ts
 
Time (s) 
Figure 7. Timeline for 2-sort, 4-processor
mapping with zero communication delay.
the overall completion time of the sorting application
is the time of the last merge.out event at 0.62 s.
An immediate observation that can be made from
the graph is the fact that the execution time for the
sort blocks is significantly greater than the time for
the split or merge blocks. This motivates the ex-
amination of an alternative topology that has 4 sort
blocks (i.e., the topology of Figure 5, mapping each
sort block to a distinct processor). The 4-sort, 4-
processor event timeline is shown in Figure 8.
merge11.avl
merge11.in
merge12.avl
merge12.in
merge12.out
merge2.avl
merge2.in
merge2.out
sort1.avl
sort1.in
sort2.avl
sort2.in
sort2.out
sort3.avl
sort3.in
sort4.out
split1.avl
split1.in
split21.out
split22.out
 0  0.1  0.2  0.3  0.4  0.5
Ev
en
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Time (s) 
Figure 8. Timeline for 4-sort, 4-processor
mapping with zero communication delay.
From this graph we can draw several conclusions.
First, the time for each individual sort block’s execu-
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tion has decreased from 0.49 s to 0.23 s. This is due to
the fact that each block is sorting one quarter of the to-
tal data set rather than the original half of the data set.
Second, the overall completion time has decreased to
0.41 s, an improvement of 34% using the same com-
putational resources. Clearly, this alternate topology
provides for a better overall load balance across the
processor set.
The above examples assumed that communication
was free. We next consider the implications of a
bounded bandwidth communication path. Figure 9
repeats the experiment of Figure 8 with a communi-
cation cost model included. Here, we assume that
data can move across application topology edges with
a delay of 20 µs (given that we are delivering 256
records at a time, this corresponds to an effective rate
of 100 MB/s).
merge11.avl
merge11.in
merge12.avl
merge12.in
merge12.out
merge2.avl
merge2.in
merge2.out
sort1.avl
sort1.in
sort2.avl
sort2.in
sort2.out
sort3.avl
sort3.in
sort4.out
split1.avl
split1.in
split21.out
split22.out
 0  0.1  0.2  0.3  0.4  0.5
Ev
en
ts
 
Time (s) 
Figure 9. Timeline for 4-sort, 4-processor
mapping with 20 µs communication delay.
Here, we observe that the split 1.avl event times
are now spread across a wider time range, finishing
at 0.08 s rather than the earlier 0.01 s. The execution
time of the split blocks is now completely masked
by the delays in their input data availability, and they
all complete at approximately the same time (≈ 0.04 s
later than with a zero communication delay model).
The overall completion time is delayed by a similar
amount.
Figure 10 gives the runtimes for each of the map-
pings described in Table 1, assuming a zero communi-
cation delay model, and including a uniprocessor im-
plementation of the comb sort in isolation. Figure 11
gives the speedups (relative to the uniprocessor execu-
tion) for the same set of mappings.
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Figure 10. Execution times.
From the execution time plot, we see that the multi-
ple sort topologies are, on the whole, worse performers
than the traditional uniprocessor implementation for
the single processor case. For each topology perfor-
mance generally improves with more processors until
the processor count equals the number of sorts. The
speedup plot illustrates this last point even more ef-
fectively, with the speedups at any given processor
count being maximized for processor counts less than
or equal to the number of sorts. At greater proces-
sor counts, the speedup associated with each topology
falls off quickly.
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8-sort topology 4-sort topology 2-sort topology
Figure 11. Speedup.
Figures 12 through 14 show the execution time for
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each of the candidate mappings when the communica-
tion delay on each edge is varied from zero (infinite
bandwidth) to 30 µs (corresponding to a bandwidth of
68 MB/s).
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Figure 12. Execution time vs. communication
delay for the 2-sort topology.
In Figure 12 the execution times with 2 vs. 4 pro-
cessors are virtually the same because once each of
the 2 sort blocks have been allocated to distinct pro-
cessors, the performance gains achievable by further
parallelization of the split and merge blocks are
minimal. Note that the execution time with 1 proces-
sor does grow (albeit slowly) with communication de-
lay. This is because of the fact that while we are not
considering the time spent in the input and output
blocks of Figure 3, the communication costs associ-
ated with moving the records into the split block
are included. For all three processor counts, the over-
all impact of communications is low (i.e., the curves
are relatively flat).
Figure 13 shows the performance for the 4-sort
topology of Figure 5. As above, processor counts
greater than the number of sort blocks provide min-
imal benefit. With this topology’s greater volume of
communications, the performance is starting to de-
grade with high communications delay.
Finally, Figure 14 shows the performance for the
8-sort topology of Figure 6. Here, at low communi-
cation delays, there is consistent improvement in per-
formance as the processor count is increased. As the
communication delay increases, however, the impact
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Figure 13. Execution time vs. communication
delay for the 4-sort topology.
on performance becomes quite significant. Note that
at a 30 µs communication delay, the execution time
for all of 2, 4, and 8 processors is greater than that of
the 4-sort topology.
6. Conclusions
This paper has described the classic sorting problem
in the streaming programming paradigm. This applica-
tion description illustrates the expression of both data
parallelism as well as pipeline parallelism in a natu-
ral way. This allows for the application to be readily
deployed on modern chip multiprocessors, effectively
easing the burden traditionally associated with the ex-
pression of parallel computations.
Performance analysis is used to understand the im-
plications of various algorithm topologies and com-
munication overheads on the overall application ex-
ecution time. The application topology investigation
shows the need for sufficient task granularity that ef-
fective load balancing across the processor set is fea-
sible. For a range of communication delays, the im-
plications of communication overhead are low (often
masked by other portions of the computation). As the
communication delays grow, however, they can easily
dominate the overall execution time.
One of the benefits of the Auto-Pipe development
environment used for this investigation is the ability to
deploy application blocks not just on traditional pro-
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Figure 14. Execution time vs. communication
delay for the 8-sort topology.
cessors but on a variety of computational resources.
Our implementations of the sort and merge for FP-
GAs are nearing completion, and we will report on
their performance in the future.
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